Abstract-In this work a design flow for class C radiofrequency (RF) power amplifiers (PA) with on-chip output networks in nanometric technologies is presented. This is a new parasiticaware method intended to reduce time-consuming iterations which are normally required in fully-integrated designs. Unlike other methods it is based on actual transistors DC characteristics and inductors data -both extracted by simulation-. Starting from the output power specifications a design space map is generated showing the trade-offs between efficiency and components sizing, thus enabling the selection of the most appropriate design that satisfies the harmonic distortion requirements. As a proof of concept of the proposed method, a design example for an IEEE 802.15.4 2.4 GHz PA in a 90 nm CMOS technology is presented.
I. INTRODUCTION
The increment of very low power wireless applications using on-chip transceivers, force Power Amplifier (PA) designers to reduce the consumption of this power hungry block as much as possible without jeopardizing its performance. The use of nanometric technologies, whereas it makes low power RF designs possible, it requires to handle the nonideal characteristics of transistors and low supply voltages. Furthermore, full integration using on-chip, low quality factor inductors, also presents a challenge. This article presents a design approach that handles these aspects: allows the designer to select the most appropriate trade-off between efficiency and components size for a given output power and harmonic content, while taking into account actual transistors and inductors characteristics.
In constant envelope modulation schemes where linearity is not required at the output stage, as in the IEEE 802.15.4 standard, high efficiencies can be achieved due to the use of nonlinear PAs with off-chip output networks (for example classes C or E). However, the utilization of fully integrated output networks adds considerable losses limiting the implementation of highly efficient PAs and making optimum design definition a challenging task. Some works have proposed parasitic-aware design flows [1] , [2] , but they are based on a "simulator on the loop" approach. Here, for the particular case of the class C PA, we present a solution with a simple parasitic-aware "feedforward" approach, providing a global view of the design compromises and a way to select an initial design.
In order to solve the design trade-offs, input voltage (at the transistor gate) space -represented by its DC and RF signal components-is swept through its range using Matlab routines and a design space map is generated. This allows the designer to select the optimum PA, e.g. the one with maximum efficiency. To do so, in each design point the transistor behavior is analyzed and an optimum output network and transistor size are selected. The input network is not considered in the analysis and the efficiency studied is the one of the DC to RF power conversion. Traditional theoretical analysis of class C PAs efficiency considers a fairly ideal transistor [1] , [3] , [4] , representing it as a simple gate-controlled current source. A more realistic approach in [5] considers a simple model of drain current dependence on drain voltage variations. Despite this approach is useful for long channel transistors, it is not the case with nanometric devices, because of its drain current strong dependence on drain voltage along with other second order and short channel effects.
Therefore an approach was developed, new as far as the authors know, which is based on actual normalized DC curves of drain current vs. gate and drain voltages. This enables to take into account second order and short channel effects, as well as sub-threshold operation. Starting from real transistor data allows to predict more accurately the simulation results, so as to reduce the number of design iterations.
Parasitic capacitances of the transistor are not considered in order to simplify the analysis, as their impact is small due to the technology used and the transistor dimensions considered when focusing in low power applications, e.g. IEEE 802.15.4 standard. Similarly, interconnections and package parasitics are not considered through this work. However, they play an important role in the design and they may be included in the output network design flow.
To study the efficiency of the output network the parasitics of the on-chip inductors were reckoned in our routines by acquiring inductor characteristics through simulation using the information provided in the foundry inductor library.
The article is laid out as follows: Section II introduces the PA architecture used in this work. In Section III the proposed design flow is described. Finally, Section IV shows a particular PA design following the procedure discussed previously. 
with ω 0 the PA working frequency. The output network is utilized: (i) to bias the drain to the supply voltage V DD ; (ii) to present a properly designed impedance value R O to the transistor drain at ω 0 in order to obtain the desired output power; and (iii) to filter harmonic currents.
Assuming that harmonics are filtered, drain voltage is approximately sinusoidal
where v
being I f und the amplitude of the Fourier fundamental component of the drain current. The MOS transistor drain efficiency η M OS (RF power delivered to the output network over DC power taken from V DD ) and the output network efficiency η N W (power delivered to the load over power taken from the transistor) are respectively
and
So, PA total efficiency η can be written as
should be close to V DD in order to have high η M OS according to (4) . Thus maximum (v D,max ) and minimum (v D,min ) of drain voltage swing must be determined considering the maximum drain voltage the technology can support (1.2 V for standard 90 nm MOS transistors in our case) and the minimum so that drain current is not cut off. There is some freedom in choosing the latter; for 
and In each point, for a given output power (P RL ), transistor aspect ratio (W/L) and efficiency (η M OS ) are calculated, an optimum output network is designed (intended to maximize η N W ) and the PA total efficiency (η) is computed.
This procedure is separated into two analysis. The first one only considers transistor behavior, the second one designs the network. The former is independent of the output network used, whereas the latter is done using a particular topology. At the end of the procedure both analysis are combined to obtain the global result of efficiency and components sizing.
The complete design flow for each design point, implemented in Matlab routines, is shown in Fig. 2 . Next subsections describe each step.
A. MOS Transistor analysis
As already mentioned, in order to model the transistor drain current accurately, its DC value is extracted from simulation (in SpectreRF with BSIM4 for the selected 90nm technology) varying both
Using the i Dn (v G , v D ) data the time domain normalized drain current i Dn (θ) (with θ ∈ {0, 2π}) is calculated starting from v G and v D time domain voltages, using (1) and (2). Then, its first four Fourier terms are calculated (i Dn,DC , i Dn,f und , i Dn,2 nd harm and i Dn,3 rd harm ). With the normalized current the conduction angle 1 θ cond , indicator of the operating class and the amount of nonlinearity, is obtained. Then, from (4), η M OS is calculated. Also p N W , the power delivered to the output network normalized by W/L is computed using (9).
Figs. 3a and 3b show efficiency and normalized power contours versus (v DC G , v RF G ). PA class divisions are also shown according to conduction angle. As expected, when moving from class A to class C, η M OS rises (the maximum is obtained with zero bias), while normalized power drops. In Figs. 3c and 3d contours of the second and third harmonics of i Dn are shown and, also as expected, harmonics rise when moving from class A to class C.
B. Output network analysis
In this work we chose to use a fully integrated π network, as depicted in Fig. 1b . Similar topologies can be found in other class C PA implementations, e.g. [6] . This network can comply with the requirements for the output network described in section II, but with the restriction that R O must be greater than R L . This is not a problem when low power outputs are needed (e.g. in IEEE 802.15.4), where R O values are always higher than R L (assumed to be 50 Ω).
This network has only one degree of freedom, for example having chosen a value for L ind the values for C s and C p are exactly determined. It was chosen for its simplicity and for using only one inductor, as they are generally the main cause of network losses. The inductor losses, represented by its parallel resistance R p , determine the network efficiency (network capacitors are supposed lossless in this work). Resistance R O shown by the network at ω 0 is the parallel of R p and R O , where R O is the resistance converted from R L by the π network (L ind ,C s and C p ) without considering the inductor losses. The power delivered to the load P RL is the power taken by R O , so P RL and the efficiency of the network η N W (5) can be written as
Hence, a large value of parallel parasitic resistance R p is required to achieve high efficiency. This parasitic resistance is related to the inductor quality factor as R p = Q ind × (ω 0 L ind ). Fig. 4 shows for the working frequency of 2.4 GHz the Q ind and R p values vs. inductance L ind -for the inductor library of our technology-.
Given the required output power P RL a network is designed (i.e. the capacitors values) for each inductor in the library, in order to show the correct R O value (obtained using (10)). Then its amount of harmonic filtering is calculated. An example of filtering vs. inductance is depicted in Fig. 5a . The amount of filtering is calculated for the second and third harmonics (supposing the higher ones are negligible).
C. Total efficiency and components sizing
With the drain current harmonics (i Dn,2 nd harm and i Dn,3 rd harm ) and the harmonics filtering vs. network efficiency, the optimum network (the one that achieves the needed output filtering with highest efficiency) is chosen for each design space point. Fig. 5b shows an example of the network efficiency η N W contours. As it is expected, due to the fact that η N W increases with L ind whereas filtering is reduced (see Figs. 4b and 5a), the network efficiency decreases when moving from class A to class C.
Then, combining normalized power delivered to the network p N W (9) and network efficiency η N W (5) the transistor aspect ratio is calculated as Finally total efficiency η is calculated with (6) . The contours of efficiency η and transistor aspect ratio W/L, (shown in Fig. 6 ), along with the ones of inductance and capacitance values form a design space map which can be used by the designer to select an optimum design. For example, the highest efficiency design can be obtained given certain design constrains for the size of the components. It is to be noted that this optimum may lay in any class region (A,AB,B,C) and not only in class C.
IV. DESIGN EXAMPLE
This section presents a proof of concept regarding the design method proposed here. We studied the design space for a PA that achieves -20 dB for the second and third harmonics (as required by IEEE 802.15.4) at two output power requirements (0 dBm and -5 dBm). The highest efficiency configurations were selected and the predicted performances were compared with simulations carried out in SpectreRF using periodic steady state analysis.
The transistors used were 1.2 V standard NMOS with minimal channel length (100 nm). These low voltage transistors were found to be suitable due to the low output power required. The load was set to R L = 50Ω and to maximize the drain voltage swing (as explained in Section II) V DD was chosen to be 0.7 V. Table I presents the designs and their predicted and simulated performance. In Fig. 7 the waveforms of drain current and output voltage are given for the 0 dBm case.
Both performance and time-domain comparisons show good agreement between predicted and simulated results.
V. CONCLUSION
A design flow intended to find highest efficiency designs for Class C RF Power Amplifiers is proposed. This method provides the designer with a design space map of efficiency and components (transistors, inductors, capacitors) parameters starting from output requirements (load, power, harmonics) and actual transistors and inductors data.
The method has been verified by comparing its predicted results with simulations carried out in SpectreRF for an IEEE 802.15.4, 2.4GHz design example in a 90nm technology, with very satisfactory results.
